

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
7 September 2001 (07.09.2001)

PCT

(10) International Publication Number
WO 01/65344 A3

- (51) International Patent Classification⁷: **H05K 7/10** (74) Agent: **COOPER, Victor, G.**; Gates & Cooper LLP, Suite 1050, 6701 Center Drive West, Los Angeles, CA 90045 (US).
- (21) International Application Number: **PCT/US01/05067**
- (22) International Filing Date: 16 February 2001 (16.02.2001) (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
- | | | |
|------------|--------------------------------|----|
| 60/183,474 | 18 February 2000 (18.02.2000) | US |
| 60/186,769 | 3 March 2000 (03.03.2000) | US |
| 60/187,777 | 8 March 2000 (08.03.2000) | US |
| 60/196,059 | 10 April 2000 (10.04.2000) | US |
| 60/219,813 | 21 July 2000 (21.07.2000) | US |
| 60/232,971 | 14 September 2000 (14.09.2000) | US |
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant: **INCEP TECHNOLOGIES, INC.** [US/US]; 10650 Treena Street, Suite 308, San Diego, CA 92131 (US).
- Published:
— with international search report
- (72) Inventors: **DIBENE, Joseph, Ted, II**; 19 Shasta Court, Oceanside, CA 92057 (US). **HARTKE, David**; 340 C.R. 245, Durango, CO 81301 (US). **KASKADE, James, Hjerpe**; 620 Solana Circle West #A2, Solana Beach, CA 92075 (US). **HOGUE, Carl, E.**; 11265 Affinity Court #108, San Diego, CA 92131 (US).
- (88) Date of publication of the international search report:
25 April 2002
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **METHOD AND APPARATUS FOR PROVIDING POWER TO A MICROPROCESSOR WITH INTEGRATED THERMAL AND EMI MANAGEMENT**



(57) Abstract: A microprocessor packaging architecture using a modular circuit board assembly that provides power to a microprocessor while also providing for integrated thermal and electromagnetic interference (EMI) is disclosed. The modular circuit board assembly comprises a substrate, having a component mounted thereon, a circuit board, including a circuit for supplying power to the component, and at least one conductive interconnect device disposed between the substrate and the circuit board, the conductive interconnect device configured to electrically couple the circuit to the component.

WO 01/65344 A3

Inter. 'onal Application No
PCT/US 01/05067

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H05K7/10

According to International Patent Classification (IPC) or to both national classification and IPC.

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 6 018 465 A (BORKAR SHEKHAR YESHWANT ET AL) 25 January 2000 (2000-01-25)	1-4, 24
A	column 8, line 8 - line 42 ---	52, 55, 59
X	US 5 980 267 A (AYERS DAVID J ET AL) 9 November 1999 (1999-11-09) the whole document ---	1
X	FR 2 722 334 A (BARBIN JEAN PHILIPPE ;CHICHIGNOUD PIERRE (FR)) 12 January 1996 (1996-01-12) claim 1 ---	1-3
X	US 4 982 311 A (DEHAINE GERARD ET AL) 1 January 1991 (1991-01-01) abstract ---	1

	---/---	

Y Further documents are listed in the continuation of box C.

Y Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *S document member of the same patent family

Date of the actual completion of the international search:

28 January 2002

Date of mailing of the international search report

04/02/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patenilaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040. Tx. 31 651 epo nl.
Fax: (+31-70) 340-3016

Authorized officer _____

Toussaint, F

INTERNATIONAL SEARCH REPORT

International Application No

PC1/US 01/05067

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 717 443 A (MATSUSHITA ELECTRIC IND CO LTD) 19 June 1996 (1996-06-19) the whole document ----	1,52,55, 59
A	US 4 742 385 A (KOHMOTO MITSUO) 3 May 1988 (1988-05-03) column 2, line 5 - line 29 ----	1
E	WO 01 33927 A (INCEP TECHNOLOGIES INC) 10 May 2001 (2001-05-10) cited in the application the whole document ----	1,52,55, 59
P,A	WO 01 06821 A (INCEP TECHNOLOGIES INC) 25 January 2001 (2001-01-25) cited in the application the whole document -----	1,52,55, 59

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 01/05067

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 6018465	A	25-01-2000	NONE	
US 5980267	A	09-11-1999	US 5864478 A AU 1707899 A CN 1285968 T EP 1053580 A1 WO 9935725 A1 AU 3640097 A CN 1228882 A ,B EP 0907998 A1 JP 2001523436 T WO 9802954 A1	26-01-1999 26-07-1999 28-02-2001 22-11-2000 15-07-1999 09-02-1998 15-09-1999 14-04-1999 20-11-2001 22-01-1998
FR 2722334	A	12-01-1996	FR 2722334 A1	12-01-1996
US 4982311	A	01-01-1991	FR 2621173 A1 EP 0310463 A1 JP 1166543 A	31-03-1989 05-04-1989 30-06-1989
EP 0717443	A	19-06-1996	DE 69508046 D1 DE 69508046 T2 EP 0717443 A1 KR 208053 B1 US 6303989 B1 CN 1130441 A ,B WO 9601498 A1 JP 8078621 A	08-04-1999 15-07-1999 19-06-1996 15-07-1999 16-10-2001 04-09-1996 18-01-1996 22-03-1996
US 4742385	A	03-05-1988	FR 2586140 A1	13-02-1987
WO 0133927	A	10-05-2001	AU 1231901 A WO 0133927 A1 US 2001033476 A1 US 2001036066 A1	14-05-2001 10-05-2001 25-10-2001 01-11-2001
WO 0106821	A	25-01-2001	US 6304450 B1 AU 5903200 A WO 0106821 A1 US 2001033476 A1 US 2001036066 A1 US 2001038527 A1	16-10-2001 05-02-2001 25-01-2001 25-10-2001 01-11-2001 08-11-2001

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
7 September 2001 (07.09.2001)

PCT

(10) International Publication Number
WO 01/65344 A2

- (51) International Patent Classification⁷: **G06F 1/26**
- (21) International Application Number: **PCT/US01/05067**
- (22) International Filing Date: 16 February 2001 (16.02.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
- | | | |
|------------|--------------------------------|----|
| 60/183,474 | 18 February 2000 (18.02.2000) | US |
| 60/186,769 | 3 March 2000 (03.03.2000) | US |
| 60/187,777 | 8 March 2000 (08.03.2000) | US |
| 60/196,059 | 10 April 2000 (10.04.2000) | US |
| 60/219,813 | 21 July 2000 (21.07.2000) | US |
| 60/232,971 | 14 September 2000 (14.09.2000) | US |
- (71) Applicant: **INCEP TECHNOLOGIES, INC.** [US/US];
10650 Treena Street, Suite 308, San Diego, CA 92131 (US).
- (72) Inventors: **DIBENE, Joseph, Ted, II**; 19 Shasta Court, Oceanside, CA 92057 (US). **HARTKE, David**; 340 C.R. 245, Durango, CO 81301 (US). **KASKADE, James, J., Hjerpe**; 620 Solana Circle West #A2, Solana Beach, CA 92075 (US). **HOGUE, Carl, E.**; 11265 Affinity Court #108, San Diego, CA 92131 (US).
- (74) Agent: **COOPER, Victor, G.**; Gates & Cooper LLP, Suite 1050, 6701 Center Drive West, Los Angeles, CA 90045 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KB, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— *without international search report and to be republished upon receipt of that report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 01/65344 A2

(54) Title: **METHOD AND APPARATUS FOR PROVIDING POWER TO A MICROPROCESSOR WITH INTEGRATED THERMAL AND EMI MANAGEMENT**

(57) Abstract: A microprocessor packaging architecture using a modular circuit board assembly that provides power to a microprocessor while also providing for integrated thermal and electromagnetic interference (EMI) is disclosed. The modular circuit board assembly comprises a substrate, having a component mounted thereon, a circuit board, including a circuit for supplying power to the component, and at least one conductive interconnect device disposed between the substrate and the circuit board, the conductive interconnect device configured to electrically couple the circuit to the component.

-1-

METHOD AND APPARATUS FOR PROVIDING POWER TO A
MICROPROCESSOR WITH INTEGRATED THERMAL AND EMI
MANAGEMENT

5 CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims benefit of the following U.S. Provisional Patent Applications which are hereby incorporated by reference herein:

Application Serial No. 60/183,474, entitled "DIRECT ATTACH
POWER/THERMAL WITH INCEP TECHNOLOGY," by Joseph T. DiBene II and
10 David H. Hartke, filed February 18, 2000;

Application Serial No. 60/186,769, entitled "THERMACEP SPRING
BEAM", by Joseph T. DiBene II and David H. Hartke, filed March 3, 2000;

Application Serial No. 60/187,777, entitled "NEXT GENERATION
PACKAGING FOR EMI CONTAINMENT, POWER DELIVERY, AND THERMAL
15 DISSIPATION USING INTER-CIRCUIT ENCAPSULATED PACKAGING
TECHNOLOGY," by Joseph T. DiBene II and David H. Hartke, filed March 8, 2000;

Application Serial No. 60/196,059, entitled "EMI FRAME WITH POWER
FEED-THROUGHS AND THERMAL INTERFACE MATERIAL IN AN
AGGREGATE DIAMOND MIXTURE," by Joseph T. DiBene II and David H.
20 Hartke, filed April 10, 2000;

Application Serial No. 60/219,813, entitled "HIGH CURRENT
MICROPROCESSOR POWER DELIVERY SYSTEMS," by Joseph T. DiBene II,
filed July 21, 2000; and

Application Serial No. 60/232,971, entitled "INTEGRATED POWER
25 DISTRIBUTION AND SEMICONDUCTOR PACKAGE," by Joseph T. DiBene and
James J. Hjerpe, filed September 14, 2000.

This application is also related to the following co-pending and commonly
assigned patent applications, all of which applications are incorporated by reference
herein:

-2-

Application Serial No. 09/353,428, entitled "INTER-CIRCUIT ENCAPSULATED PACKAGING," by Joseph T. DiBene II and David H. Hartke, filed July 15, 1999;

Application Serial No. 09/432,878, entitled "INTER-CIRCUIT ENCAPSULATED PACKAGING FOR POWER DELIVERY," by Joseph T. DiBene II and David H. Hartke, filed November 2, 1999; and

Application Serial No. 09/727,016, entitled "EMI CONTAINMENT USING INTER-CIRCUIT ENCAPSULATED PACKAGING TECHNOLOGY" by Joseph T. DiBene II and David Hartke, filed November 28, 2000.

10

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to electronic systems, and in particular to a system and method for providing power to a component such as a processor while providing an integrated approach to managing thermal dissipation and electromagnetic interference.

2. Description of the Related Art

In high-performance desktop or high-end workstation/servers, high-speed microprocessor packaging must be designed to provide increasingly small form-factors. Meeting end user performance requirements with minimal form-factors while increasing reliability and manufacturability presents significant challenges in the areas of power distribution, thermal management, and electromagnetic interference (EMI) containment.

To increase reliability and reduce thermal dissipation requirements, newer generation processors are designed to operate with reduced voltage and higher current. Unfortunately, this creates a number of design problems.

First, the lowered operating voltage of the processor places greater demands on the power regulating circuitry and the conductive paths providing power to the processor. Typically, processors require supply voltage regulation to within 10% of

-3-

nominal. In order to account for impedance variations in the path from the power supply to the processor itself, this places greater demands on the power regulating circuitry, which must then typically regulate power supply voltages to within 5% of nominal.

5 Lower operating voltages have also lead engineers away from centralized power supply designs to distributed power supply architectures in which power is bussed where required at high voltages and low current, where it is converted to the low-voltage, high-current power required by the processor by nearby power conditioning circuitry.

10 While it is possible to place power conditioning circuitry on the processor package itself, this design is difficult to implement because of the unmanageable physical size of the components in the power conditioning circuitry (e.g. capacitors and inductors), and because the addition of such components can have a deleterious effect on processor reliability. Such designs also place additional demands on the
15 assembly and testing of the processor packages as well.

 Further exacerbating the problem are the transient currents that result from varying demands on the processor itself. Processor computing demands vary widely over time, and higher clock speeds and power conservation techniques such as clock gating and sleep mode operation give rise to transient currents in the power supply.
20 Such power fluctuations can require changes in hundreds of amps within a few nanoseconds. The resulting current surge between the processor and the power regulation circuitry can create unacceptable spikes in the power supply voltage (e.g.

$$dv = IR + L \frac{di}{dt}.$$

 FIG. 1 is a plot of a typical transient response 102 at the interface between the
25 voltage regulator and the processor, and comparing that response with nominal 104 and minimum 106 supply voltages. Note that the transient interface voltage includes an initial spike which must not extend below an acceptable margin 108 above the minimum supply voltage, and a more sustained voltage droop 110. In order to retain the supply voltage within acceptable limits 104 and 106 and to reduce variations in

-4-

supplied power to the processor, the power and ground planes, power and ground vias, and capacitor pads must be designed to ensure low inductance power delivery paths to the processor.

FIG. 2 is a diagram of an exemplary distributed power supply system 200.

5 The power supply system 200 includes a motherboard 202 having a power supply unit 206 such as a DC/DC voltage regulator mounted thereon. The motherboard 202 has a plurality of signal traces, including a first signal trace having a high-voltage/low-current (HV/LC) power signal 204 (which could also be supplied by a wire, for example). The power supply unit 206 accepts the HV/LC power signal and via
10 electrical circuitry including components 208, converts it to a conditioned high-current/low-voltage (HC/LV) signal 210 that is provided to a second signal trace in the motherboard 202.

A socket 214 is electrically coupled to the motherboard 202 via a first electrical connection 212, such as a ball grid array (BGA). The socket 214 includes
15 internal electrical connections for providing the HC/LV signal to pins 216 electrically coupled between the socket 214 and a power regulation module 218. Similarly, the power regulation module 218 is electrically coupled to a substrate 222 via a second electrical coupling 220 such as a BGA. The processor (e.g. the die) 226 is electrically coupled to the substrate 222 via a third electrical coupling 224. The HC/LV signal is
20 provided to the processor via the circuit path described above. As described earlier distributed power systems such as is illustrated in FIG. 1 still result in unacceptable impedances that cause voltage drops in the power distribution path.

In order to obtain the proper margin as shown in FIG. 1, surge currents are managed by placing decoupling capacitors 228 and other components throughout the
25 power delivery subsystem, including on the power regulation module 218, on the motherboard, on the processor die package, and on the die itself. This not only increases costs, but consumer critical silicon area, chip package and board real estate. Further, for microprocessors operating at more than 200 MHz, the only serviceable capacitor is an on-die capacitor, or one that is very close to the die. On-die capacitors
30 are common in PC-class processors.

-5-

The need for higher performance and increased functional integration in smaller processor dies has also lead to higher heat-flux concentrations in certain areas of the processor die. In some cases, the resulting surface energy densities approach unmanageable levels. Processor reliability is exponentially dependent on the
5 operating temperature of the die junction. Lowering temperatures in the order of 10-15 degrees centigrade can double the processor lifespan. Thermal management issues now present some of the largest obstacles to further processor miniaturization and increases in processor speed.

Thermal management must also take nearby voltage regulator efficiencies into
10 account. An 85% efficient voltage regulator driving a 130 watt device dissipates over 20 watts. This makes it more difficult to locate the voltage regulator close to the CPU because the thermal management structures for each component conflict.

Electromagnetic interference (EMI) is also a problem. In a typical computer system, the processor 226 is by far the largest source of electromagnetic energy . Containing
15 radiated and conducted emissions at the source (at the processor package) would make the system design easier for computer OEMs. Because of the generation of higher order harmonics, Federal Communications Commission (FCC) regulations require emission testing at frequencies up to five times the processor clock frequency or 40 GHz, whichever is lower.

20 The primary component of EMI is a radiated electromagnetic wave which gets smaller as frequencies increase. EMI management, which generally is performed on the chassis level rather than the component level, is typically accomplished by reducing the size of openings in the system, effectively blocking the electromagnetic waves. However, using smaller apertures introduces thermal management problems
25 because of decreased airflow.

Another method for reducing EMI is to ground any heat sinks. Noise coupled from the processor package to the heat sink may cause the heat sink to act as an antenna and re-radiate the noise. However, it is typically not possible to ground the heatsink through the processor package. Also, while the grounding of the heatsink

-6-

may reduce EMI, this technique is typically insufficient to meet EMI requirements, and additional shielding is typically necessary.

What is needed is an integrated processor packaging technology that provides the required form factor while providing high current low voltage to the processor
5 without requiring bulky external capacitors to account of path inductances, and while managing thermal and EMI emissions within satisfactory levels. The present invention satisfies that need.

SUMMARY OF THE INVENTION

10 To address the requirements described above, the present invention discloses a modular circuit board assembly and a method for making same.

The modular circuit board assembly comprises a substrate, having a component mounted thereon, a circuit board, including a circuit for supplying power to the component, and at least one conductive interconnect device disposed between
15 the substrate and the circuit board, the conductive interconnect device configured to electrically couple the circuit to the component.

In one embodiment of the present invention particularly suitable for use with interposer board constructions, the circuit board includes a voltage regulation module (VRM) and a plurality of non-compressible conductive standoffs are used to mount
20 the circuit board to the processor substrate.

This embodiment provides a modular package in which the mechanical standoffs serve many purposes. First, they provide a low inductance path directly to the processor, rather than the higher inductance path through the substrate, socket and other elements depicted in FIG. 2. Second, they provide the proper z-axis (typically
25 vertical) physical relationship between the substrate and the circuit board. The modular assembly can be plugged into a socket on the motherboard, and all of the pins on the socket can be used as signal pins instead of power pins. This also allows the processor to be easily separated from the motherboard, even while providing power, if desired.

-7-

This embodiment also provides the advantage of permitting a robust, consistent thermal and mechanical interface to a heatsink or other thermal dissipation device. Compressible or other compliant interfaces can be used to manage the physical and thermal connection between the circuit board, VRM components and
5 other components on the circuit board, as well as the processor. These interfaces can provide a compression thermal coupling for the thermal interface of the microprocessor that can be adapted to a wide range of operating requirements.

In a second embodiment particularly suited for use with organic land grid array (OLGA) based constructions which may or may not use interposer boards, the
10 conductive interconnect device comprises concentric conductive spring devices disposed about the periphery of the component. Since this embodiment does not require the use of an interposer board, it is more compact, and easier and less expensive to manufacture. This embodiment also permits the top surfaces of the VRM circuit board and the processor to be substantially co-planar, allowing a better
15 surface for physical and thermal mating with the heat sink. The spring action provided by the conductive interconnect device provides a low-inductance electrical connection and a flexible mechanical spring force to control the thermal and mechanical interface between the heat sink, the processor, and the VRM board. Another advantage of this embodiment is that screws are not required to make the
20 electro-mechanical connection between the VRM board and the substrate. Instead, mechanical connection can be accomplished by spring fingers and similar simple devices. Further, the spring fingers can be applied as the last step in assembly.

The present invention includes an architecture that differs from conventional microprocessor packaging architectures in that it addresses all the significant off-chip
25 requirements that affect the performance and reliability of the microprocessor using symbiotic relationships between architecture elements. The architecture uses a low cost, coaxial interconnection and physically integrates the high current delivery capability of the coaxial connection with custom designed power regulators to provide self-contained and physically separable power delivery modules that can be connected
30 to interposer boards, OLGAs, CLGAs or other area array packages.

-8-

Microprocessor and power regulator thermal dissipation requirements are both satisfied by using an integrated heatsink that provides a thermal power dissipation path for both sources of heat.

5 In one embodiment, the integrated architecture also includes an electrically conductive frame and associated fittings and hardware that electrically couples with the heatsink and encases the microprocessor, power delivery module and other circuits to minimize and contain EMI within the package rather than within the chassis.

When compared with conventional methods of power delivery, thermal power dissipation, and EMI reduction the present invention boosts the volumetric form factor efficiency of the microprocessor. At the same time, signal integrity/performance, manufacturability, reliability and cost effectiveness are also improved. The architecture is suitable for the generation of three dimensional solutions for microprocessor and electronic circuits configurations that are pre-packaged on, or pre-connected to, interposer boards, OLGAs using BUM technology, CLGAs, Flip-Chip
10 Pin Grid Arrays (FC-PGAs), Flip Chip Ball Grid Arrays (FC-BGAs), as well as other electronic circuits substrates and bare chips.

The architecture provides packaging solutions that include custom designed modules, interconnections and component hardware that are physically separable but can also be interconnected and combined to form connectable modules or packages
20 that permits direct attachment of lidded or unlidded substrates bonded to microprocessors or other electronic circuits including, but not limited to, multi-chip modules. This architecture is extendable to direct chip attach of microprocessors or microcircuits into custom designed and integrated cavity package formats that can also be configured to function as test sockets.

25

BRIEF DESCRIPTION OF THE DRAWINGS

Referring now to the drawings in which like reference numbers represent corresponding parts throughout:

FIG. 1 is a plot of a typical transient response at an interface between a voltage
30 regulator and a processor;

-9-

FIG. 2 is a diagram of an exemplary distributed power supply system;

FIG. 3 is a diagram of a typical microprocessor or electronic circuit package;

FIG. 4 is a diagram of a circuit board;

FIG. 5 is a diagram showing the combined elements of FIG. 3 and FIG. 4;

5 FIG. 6A is a diagram showing one embodiment the power regulation module of one embodiment of the present invention;

FIG. 6B is a diagram showing an assembly following connection of conductive standoffs to a circuit board through plated-through holes;

FIG. 7 is diagram showing a substrate assembly;

10 FIG. 8 is a diagram a modular circuit board assembly;

FIG. 9 is a diagram showing an assembled modular circuit board assembly;

FIG. 10 is a diagram showing an integrated heatsink system;

FIGs. 11A is a diagram showing the integrated heatsink system positioned above the modular circuit board assembly;

15 FIG. 11B is a diagram showing the integrated heatsink system interconnected with the modular circuit board assembly;

FIG. 12 is a diagram showing the integrated i-PAK structure with an electrically conductive frame to minimize EMI;

20 FIG. 13 is a diagram presenting a view of a second embodiment of the power delivery module;

FIG. 14 is a diagram presenting a perspective view of the conductive interconnect device;

FIG. 15 is a diagram showing an edge view of the power regulator and delivery module following attachment of a conductive interconnect device;

25 FIG. 16 is a diagram showing a second embodiment of the substrate assembly;

FIG. 17 is a diagram illustrating the power regulator module positioned and aligned over the substrate assembly;

FIG. 18 is a diagram presenting the power regulator module and substrate assembly;

-10-

FIG. 19 is a diagram showing one embodiment of an integrated thermal power dissipation system;

FIG. 20 is a diagram illustrating one embodiment of the present invention with including the power regulator, substrate assembly, and the integrated thermal power
5 dissipation system;

FIGs. 21A-21B are diagrams of the assembly of FIG. 20 further modified to minimize EMI;

FIG. 22 is a diagram illustrating one embodiment of a Monolithic Enabling Module;

10 FIGs. 23A-23D are diagrams illustrating one embodiment of a method for electrically coupling the microprocessor circuits to the substrate;

FIG. 24 is a diagram illustrating another embodiment of an integrated thermal power dissipation module;

15 FIG. 25 is a diagram showing the use of an integrated thermal power dissipation module with the Monolithic Enabling Module;

FIG. 26 is a diagram showing a modification of the Monolithic Enabling Module and integrated thermal power dissipation module with an EMI reduction frame assembly;

20 FIG. 27 is a diagram showing another embodiment of a portion of the conductive interconnect device;

FIG. 28 is a diagram further illustrating a second portion of the conductive interconnect device with a split wedge washer and screw fastener;

FIG. 29 is a diagram showing the assembled conductive interconnect device;

25 FIG. 30 is a diagram showing a further embodiment of the conductive interconnect device;

FIG. 31 is a diagram showing a cross-sectional view showing an implementation of the embodiment of the conductive interconnect device illustrated in FIG. 30;

30 FIG. 32 is a diagram showing exemplary method steps used to practice one embodiment of the present invention; and

-11-

FIG. 33 is a diagram showing exemplary method steps used to practice a further embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5 In the following description, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, several embodiments of the present invention. It is understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.

10

i-PAK Architecture

FIG. 3 is a diagram illustrating a typical microprocessor or electronic circuit package 300. A lid 304 which is usually composed of copper or other high thermal conductivity material is bonded to a substrate 302 using adhesive or metallurgical connection at junction 306. Also bonded to the substrate 302 is a microprocessor or electronic circuit 310. The connection between the substrate and the processor 310 can be made using solder balls (bumps) known as "flip-chip" or C-4 (controlled collapse chip connection). The physical gap between the substrate 302 and the processor 310 is occupied by a polymeric composite called an underfill. The underfill adds mechanical strength to the joint formed between the substrate 302 and the processor 310 and functions to encapsulate the processor 310 in a manner analogous to a liquid encapsulant or a mold compound. The space between the back surface of the processor and the underside of the lid 304 is occupied by a thermal grease known as Thermal Interface Material -1, (TIM-1). TIM-1 provides a thermal power dissipation path from the back surface of the processor 310 to the inner surface of the lid 304. The outer surface of the lid 304 is coated with a thermal grease 312 known as TIM-2. The underside of the substrate 302 contains an array of metal pads 314 that are electrically connected to the solder balls of the processor 310. The substrate 302 can be a Built-up Multilayer (BUM), an Organic Land Grid Array (OLGA) or an

-12-

inorganic substrate known as a Ceramic Land Grid Array (CLGA). The substrate provides electrical connections to the microprocessor.

FIG. 4 is a diagram illustrating a circuit board 402 with an array of metal pins 404 on the underside. The pins 404 are connected to the top surface of the circuit board through internal vias. A surface mount socket 406 accommodates and makes electrical connection between the pins 404 and an array of solder balls 408.

FIG. 5 shows the elements depicted in FIGs. 3 and 4 connected and stacked together, and placed on a motherboard 502.

As described earlier, microprocessors typically obtain power from power conditioning modules (e.g. power regulators and/or DC/DC converters) which are disposed at a distance from the microprocessor through circuit paths in the motherboard 502. Power delivery proceeds from the power regulator through the motherboard 502 into the surface mount socket 406, through pins 404 to the circuit board 402 through metal pads 314, the substrate 302 and finally through the C-4 connection to the electronic circuit 310. This route provides a lengthy path through several connections that can impair signal integrity and produce high electrical impedance. Also, hundreds of power delivery connections (pins) may be needed to provide high current to the microprocessor or electronic circuits 310. This design places constraints on the multi-layer substrate 302, because power must be brought through many different layers before reaching the processor circuit 310 itself.

FIG. 6A is a diagram showing one embodiment of the power regulation module 600 of the present invention. The power regulator module 600 comprises a circuit board 602. The circuit board 602 includes a power conditioning, regulation, or supplying circuit that is configured to supply power to a power dissipating element such as a processor (not shown in FIG. 6). The circuit board 602 can include components such as components 608A and 608B (collectively referred to hereinafter as component(s) 608) that can be part of the power conditioning circuit, or may be for the purpose of performing other functions. Thermal vias 606 are arranged within the circuit board 602 to provide an electrical path from a first or under surface 614A of circuit board 602 to a second or upper surface 614B of the circuit board 602. Thermal

-13-

vias 606 can thus provide an electrical path for the components(s) 608 from the lower surface of the circuit board 614A to the upper side 614B of the circuit board 602, from layer to layer within the circuit board 602. Thermal vias 606 can also provide thermal coupling 608 to transfer heat from the first surface of the circuit board 614A to the
5 second surface of the circuit board 614B.

In one embodiment, the circuit board 602 also includes an aperture 604, through which the processor is disposed upon assembly. The circuit board 602 also includes one or more plated-through holes 610 (e.g. copper-plated). In one embodiment, the plated through holes 610 are disposed proximate to and
10 symmetrically about the aperture 604. One or more circuit board conductive surfaces (e.g. pads) 616A and 616B can be configured on the surface of the circuit board 602 around the plated through holes 610. Further, one or more conductive interconnect devices 612A and 612C can be arranged physically contact the conductive pads 616A and 616B, thus providing an electrical path away from the circuit board 602.

15 In one embodiment, the circuit board conductive surfaces 616 comprise a circuit board first conductive surface 616A and a circuit board second conductive surface 616B, and the conductive interconnect devices 612 include a first portion 612A and a second portion 612B separated by a dielectric portion 612C. When the conductive interconnect 612 is coupled to the circuit board 602, first portion 612A is
20 electrically coupled to circuit board first conductive surface 616A and the second portion 612B is electrically coupled to the circuit board second conductive surface 616B. In one embodiment, the conductive interconnect device is a conductive standoff or a spacer.

The conductive interconnect device 612 provides serves dual purposes. First, it
25 provides mechanical coupling between the circuit board 602 and the substrate 302, providing sufficient separation between the circuit board 602 and the substrate 302. The conductive interconnect device 612 may also be configured not only to separate the circuit board 602 and the substrate 302, but with suitable attachment devices, to keep the circuit board 602 and the substrate 302 together. The other function
30 provided by the conductive interconnect device 612 is to provide one or more

-14-

conductive paths from the circuit board 602 to the substrate 302. Typically, two conductive paths are provided, including a first conductive path for a power signal and a second conductive path for a ground.

The disclosed coaxial arrangement of the first portion of the conductive standoff 612A and the second portion of the conductive standoff 612B permits a very low inductance electrical connection between the circuit board 602 and the substrate 302. If desired, a plurality of two piece coaxial conductive interconnects can be used (e.g. at each corner of the processor 310). Additional embodiments of the conductive interconnect devices 612 will be described below.

FIG. 6B is a diagram showing the assembly following connection of the conductive standoffs 612 to the circuit board 602 through the plated-through holes 610.

FIG. 7 is a diagram showing a substrate assembly 700 of the present invention. The substrate assembly 700 is similar to the substrate assembly discussed with reference to FIGs. 3-5, but with important differences that are described herein. This substrate assembly 700 is part of an integrated architecture alternatively referred to hereinafter as the i-PAK architecture. In this embodiment, the area of the substrate is enlarged relative to the size of substrate 302 in FIG. 5, to accommodate plated through-holes 704 and an array of pins 706.

A first (top) surface of the substrate 702 includes a first conductive surface 708A and a second conductive surface 708B similar to the conductive surfaces 616 disposed on the bottom surface 614A of the circuit board 602. Internal power and ground planes in the built up layers of the substrate 702 connect to the pads for solder bump (C-4) connections of the microprocessor 310. Because power is supplied directly to the conductive surfaces 708A on the substrate 702 and thence to different components within the substrate 702, many power pin connections required in the configuration shown in FIGs. 3-5 can be eliminated. Some of the substrate 702 real estate may be lost, however, due to the area dedicated to the plated through holes 704.

FIG. 8 is a diagram showing the modular circuit board assembly 800, including the substrate assembly 700 and the power regulation/delivery module 600.

-15-

Fasteners 802 mechanically and electrically connect to the modular circuit board assembly 800 to the substrate assembly 700.

FIG. 9 shows the assembled modular circuit board assembly 800.

FIG. 10 is a diagram showing an integrated heatsink system 1000 for the integrated architecture for the i-PAK modular circuit board assembly 800. The heat sink system 1000 includes a thermally conductive and compressibly compliant interface material 1002 such as a TIM-2 thermal grease, a high thermal conductivity spacer plate 1004 that precisely fits into the cutout in 604, a large planar heatsink 1006 and a further thermally conductive and compressibly compliant interface material 1008 such as thermal grease. The spacer plate 1004 can be physically connected to the heatsink 1006 or can be thermally connected to 1006 using a plate 1010.

FIG. 11A is a diagram showing the integrated heatsink system 1000 positioned above the modular circuit board assembly 800.

FIG. 11B is a diagram showing the integrated heatsink system 1000 after connecting the connection of the heatsink system 1000 with the modular circuit board assembly 800. This integrated i-PAK architecture physically connects a thermal power dissipation path from the top of the microprocessor lid 304, through TIM-2 1002, through the spacer plate 1004 to the bottom surface of the heatsink 1006. Also connected to the heat sink 1006 is the surface of the power regulation module 600 through thermal grease 1008 or other suitable interface. Note that in this embodiment, the bottom surface of the heatsink 1006 can be substantially planar and still contact both the top surface of the circuit board 602 and the top surface of the spacer plate 1104 (or if no spacer plate is required, the top surface of the lid 304).

FIG. 11B also illustrates how the modular circuit board assembly 800 may be coupled to the integrated heat sink system 1000. The heat sink 1006 or plate 1010 may include an indentation 1106 in which a fastening device 1102 is inserted and secured. The fastening device 1102 couples to an extension member 1104. The extension member couples to a second fastening device 1108.

-16-

FIG. 12 is a diagram showing the incorporation of an electrically conductive frame 1202 that substantially surrounds the periphery of the processor 310, and is physically connected to the integrated heatsink 1006. This frame 1202, when connected to the heatsink 1006 and subsequently connected to a stiffener board 1206 or motherboard and held together by fastener springs 1204, forms a three dimensional enclosure that captures electromagnetic radiation generated by the microprocessor, power regulator and associated circuitry at the package level instead of at the chassis level. The frame 1202 is also electrically coupled to the integrated heatsink 1000. This combination (e.g. the integrated i-PAK architecture) simultaneously solves many problems described earlier in this disclosure, including the need to provide high-current, low-voltage power, dissipate heat, contain EMI at the package level, increase reliability, all within form factor and cost constraints. Also illustrated is a socket 1208, into which electrically connects the motherboard to the pins and hence to the processor 310.

15

Micro i-PAK Architecture

The present invention can be practiced in another embodiment that achieves many of the advantages of the i-PAK architecture, but in a smaller package.

FIG. 13 is a diagram presenting a view of the bottom surface 614A of another embodiment of the power delivery module 1300. The power delivery module 1300 includes a power delivery module circuit board 1310. A portion (preferably the center) of the power delivery module circuit board 1310 includes an aperture 1302 and conductive surfaces 1306 and 1304. In the illustrated embodiment, the conductive surfaces are concentric metal rings. Conductive surfaces 1306 and 1304 connect to power and ground in the regulator and delivery module 1300. As will be seen, conductive surfaces 1306 and 1304 function much like the circuit board first conductive surface 616A and the circuit board second conductive surface 616B, respectively, in that they provide a path for providing power and ground, respectively, to the processor 310.

25

-17-

A number of through holes 1308 may be positioned near conductive surfaces 1306 and 1304 for coupling the power delivery module 1300 to elements of the architecture. In other embodiments, such connection can be made with the use of clamps, clips, or other device(s), and no through holes 1308 are required.

5 FIG. 14 is a diagram presenting a perspective view of a second embodiment of the conductive interconnect device 1400. This second embodiment of the conductive interconnect device is described by two characteristics. First, unlike the previously described embodiment, this embodiment of the conductive interconnect device surrounds the component. Second, unlike the previously described embodiment, this
10 embodiment of the conductive interconnect device establishes electrical connection between the power delivery module 1300 and its associated circuits and the substrate by use of compressibility in the z (vertical) axis.

 In one embodiment, the conductive standoff device 1400 includes a first conductive standoff portion 1402 and a second conductive standoff portion 1404. In
15 the illustrated embodiment, the first 1402 and second conductive standoff 1404 portions are arranged concentrically. In the illustrated embodiment, the conductive interconnect device 1400 includes a plurality of compressible conductive springs (e.g. microsprings). The plurality of compressible conductive springs may include a first (inner) plurality of compressible conductive springs 1402 and a second (outer)
20 plurality of compressible conductive springs 1404.

 The first conductive standoff portion 1402 and the second conductive standoff portion 1404 are aligned with and can be electrically connected to the power delivery module circuit board 602 conductive surfaces 1306 and 1304, respectively. This can be accomplished by a number of methods, including conventional soldering, reflow
25 soldering, bonding, friction techniques.

 The embodiment illustrated in FIG. 14 illustrates but one embodiment of the conductive interconnect device. Other conductive interconnect device embodiments are also possible and are within the scope of the present invention, particularly those which include either contact achieved through compressibility along the z-axis or
30 which substantially surround the component.

-18-

FIG. 15 is a drawing showing an edge view of the power regulator and delivery module 602 following attachment of the inner plurality of compressible springs 1402 and the outer plurality of compressible springs 1404 to the bottom surface of the power delivery module 602 at conductive surfaces 1304 and 1306. Also shown are two of the through-holes 1308 in the power delivery module. These through-holes 1308 are used for screw-type connections but are not needed for other connections including, but not limited to, clips, clamps or fasteners.

FIG. 16 is a diagram showing an embodiment of a substrate assembly 1600 for use with the power regulator and delivery module circuit board 602 with the compressible springs 1402 and 1404. The substrate assembly 1600 can be either a BUM or a CLGA substrate or similar. Unlike the substrate assembly 700 illustrated in FIG. 7, the substrate 1600 illustrated in FIG. 16 does not include a package lid 304 or thermal grease 312 (TIM-2). Also, unlike the substrate assembly 700 illustrated in FIG. 7, the substrate illustrated in FIG. 16 includes two precisely sized substantially non-conductive standoffs 1604A and 1604B.

In one embodiment, the non-conductive standoffs 1604 include a first portion 1604A which is coupled to the substrate 1602 near the processor 1606, and a second portion 1604B which extends from the substrate 1602. The processor 1606 is electrically coupled to the substrate 1602. This can be accomplished with C-4 connections 1608 to an array of metal pads (not shown) on the top surface of the substrate 1602. An underfill 1610 encapsulates the processor 1606. Conductive pins 1612 are electrically connected to the substrate 1602, and through circuit paths in the substrate 1602, metal pads, and C-4 connections, to the processor 1606.

Two (or more) conductive surfaces 1616 and 1614 are located on the top surface 1620 of the substrate 1602. The conductive surfaces 1616 and 1614 provide for electrical contact between the conductive standoff member 1400 (and hence the circuit board 602) and the substrate 1620. In one embodiment, the conductive surfaces 1616 and 1614 are concentric metal window frame areas, complimentary in shape, size, and location to the conductive surfaces 1306 and 1304. The inner frame area or ring 1614 is configured to accept the inner compressible springs 1402 and the

-19-

outer frame area or ring 1616 is configured to make electrical contact with the outer compressible springs 1404 when the circuit board 1310 is aligned and mated to the substrate assembly 1600.

FIG. 16 also illustrates through holes 1618, that align and compliment through
5 holes 1302 on the circuit board 1310. These holes are used for connecting the substrate assembly 1600 with the circuit board 1310, but are not needed for other connecting techniques, including, but not limited to those techniques using clips, clamps, or fasteners.

FIG. 17 is a diagram illustrating the power regulator module 1300 (depicted in
10 FIG. 15) positioned and aligned over the substrate assembly 1600. The edges of the cutout 1302 in the circuit board 1310 align with the standoffs 1604. The standoff 1604 includes first portion 1604A or a shoulder that is disposed to prevent the inner compressible springs 1402 and the outer compressible springs 1404 from bottoming out (potentially permitting undesirable contact between the bottom surfaces of the
15 power regulator module 1300 and the top surfaces of the substrate assembly 1600, circuit board 1602 or components thereon). The standoff 1604 also includes a second portion 1604B of a vertical dimension selected such that when the power regulator module 1300 is mounted on the substrate assembly, the top surface of the second portion 1604B is substantially coplanar with the top surface of the power regulator
20 module 1300, thereby presenting a substantially planar surface for inclusion of a heat dissipating device such as a heat sink, if desired.

FIG. 18 is a diagram presenting an illustration of the configuration of FIG. 17 following placement of the power regulator and delivery module 1300 onto the substrate assembly 1600. The conductive surfaces 1614 and 1616 on the substrate
25 1602 align and physically touch inner compressible springs 1402 and outer compressible springs 1404, respectively. Fasteners, which can include clips, pins, clamps or other forms of mechanical joining are used to connect the power delivery module 1300 to the substrate assembly 1600. FIG. 18 shows an embodiment wherein apertures 1308 and 1618 align together to form a space in which a fastener may be
30 inserted to affix the circuit board 1310 and the substrate 1602 together. FIG. 18 also

-20-

shows an embodiment wherein the circuit board 1310 includes an aperture 1802 to accept a circuit board fastener 1804. An adaptation member 1806 is coupled to the circuit board 1310 via the fastener 1804.

In one embodiment, the top surface of the standoff 1604 slightly protrudes above the top surface of the power delivery module 1300. The standoff 1604 can be configured without the shoulder portion 1604A if desired for other connections such as, but not limited to, solder balls, raised metal pads or short metal posts or, for cases where the micro-springs can support the weight of the power regulator module without bottoming-out the springs.

FIG. 19 is a diagram showing one embodiment of an integrated thermal power dissipation system 1900 for use in the micro i-PAK architecture. An integrated heatsink 1902 is thermally coupled to a high thermal conductivity spacer plate 1904 to form a monolithic unit. For certain applications where the thickness of the microprocessor silicon 1606 is comparable to the thickness of the power delivery module circuit board 1310, the spacer plate 1904 is not needed. A thermal grease (e.g. TIM-1) 1906, physically contacts the underside of the spacer plate or contacts the underside of the heatsink 1902 if the spacer plate 1904 is not used. A second thermal grease 1908 contacts the underside of the heatsink 1902 away from the spacer plate 1904 or TIM-1 1906, if the spacer plate 1904 is not used. In the illustrated embodiment, alignment fasteners 1910 are affixed within recesses 1912. Although not necessary to practice the present invention, recesses 1912 provide clearance for the integrated heatsink 1902. Other embodiments using fasteners with heads designed to be flush with the bottom surface of the integrated heatsink 1902 or to fit within specially designed recesses 1912 are also possible. The fasteners 1910 are placed through the apertures or holes 1618 and 1308 as described below.

FIG. 20 is a diagram illustrating the configuration of the micro i-PAK architecture following the attachment of the integrated thermal power dissipation system to the substrate 1602 and power regulator and delivery module 1300. The top surface of the microprocessor 1606 physically contacts the thermal grease 1906 which contacts the spacer plate 1904 (if needed). The base of the integrated heatsink 1902

-21-

contacts the top surface 1912 of the non-conductive standoff 1604. The non-conductive standoff 1604 absorbs the weight of the heat sink 1902 and the spacer plate 1904, and to eliminates the mechanical stress that would otherwise be placed upon the C-4 connections 1608 by the integrated thermal power dissipation system 1900. The thermal grease 1908 occupies the gap between the circuit board 1310 and the heatsink 1902 to provide a thermal power dissipation path from the power regulator and delivery module to the integrated heatsink 1902. The fasteners 1910 may protrude into recesses 1912 located in the heatsink 1902. Nuts or similar devices 2002 are affixed to the fastening devices 1910 to bring the substrate 1602 and the circuit board 1310 together, and bring the heatsink, circuit board 1310, and substrate 1602 into alignment. The heat sink 1902 includes recesses 2004 that accept the fastener 1804 and affix the heat sink to the circuit board 1310 (and hence, the substrate 1602, which is attached to the circuit board 1310 by the alignment fasteners and the nuts 2002).

FIG. 21A shows an extension of the integrated architecture for the micro i-PAK architecture to incorporate a frame assembly for reducing EMI 2102. The EMI frame 2102 mechanically connects to the integrated heatsink 1902 via fastener 1804 to form an enclosure that can be configured with accompanying hardware and an electrically conductive stiffener board or motherboard to form a three dimensional enclosure for the microprocessor or electronic circuits, power regulator and delivery module and associated components. Clips 2104 can be used to further mechanically couple the heatsink 1902 to the remainder of the assembly. This configuration provides EMI containment at the package level, in this case, micro i-PAK, rather than at the chassis level.

FIG. 21B illustrates a modified embodiment of the integrated architecture in which the integrated heatsink 1902 is coupled to the remainder of the assembly via clips 2104 alone. Different combination of screws, dowels, clips and the like can be used to align the elements of the integrated assembly and affix them together.

Regardless of the method used, when the fasteners are properly tightened or positioned, the bottom surface of the circuit board 1310 resides on the shoulder

-22-

1604A of the standoff 1604 to provide precise electrical connection between the conductive surfaces 1304 and 1306 and conductive surfaces 1616 and 1614, via second conductive standoff portion 1404 and first conductive standoff portion 1402, respectively.

5 The electrical connection shown in FIG. 18 between the power delivery module 1300 and the substrate 1602 with microprocessor or electronic circuits can take a variety of forms and need not be limited to spring connections with fasteners. The connection can include, but is not limited to, solder bonding, mechanical joining or diffusion bonding. For, example, a dielectric adhesive layer can be pre-applied to
10 either the circuit board 1310 or substrate 1602 to provide mechanical strength between the two surfaces in a manner similar to the use of underfill for solder bump (C-4) protection.

 The third example of the integrated architecture is described by a Monolithic Enabling Module (MoEM). MoEM is an extension of the micro i-PAK architecture.
15 MoEM provides a monolithic package that incorporates in-package-voltage regulation (IPVR) directly onto the substrate and permits pre-testing of the configuration prior to attachment of the microprocessor or electronic circuits.

 FIG. 22 is a diagram illustrating one embodiment of the MoEM 2200. The MoEM includes a substrate 2202 and an IPVR module 2204 both of which are
20 permanently configured to be connected electrically and mechanically to each other. An array usually configured as, but not limited to metal pins 2206, is positioned on the underside of the substrate 2202 to form electrical paths through the substrate 2204 to an array of, but not limited to, metal pads 2208 located in the central portion of the top surface of the substrate 2202. A portion of the metal pads 2208 are power and ground
25 connections that are electrically connected to the IVPR module 2204 through metal planes in the substrate 2202. Standoffs 2214 are positioned on the top surface of the substrate 2202 to protrude slightly above the surface of the IVPR module 2204.

 The array of metal pads 2208 correspond to the input/output footprint of the microprocessor or electronic circuits 2210 which is configured with an array of solder
30 bumps 2212 that are permanently bonded to the microprocessor 2210 and form the

-23-

input/output connection for the electronic circuits. Each of the solder bumps in the array of solder bumps 2212 are disposed to make electrical contact with a respective metal pad 2208.

In another embodiment of this invention for MoEM 2200, the array of metal pads 2208 can be configured as micro-socket pins to accept the array of solder bumps 2212 of the microprocessor or electronic circuits 2210. The MoEM 2200 then functions as a test socket for the microprocessor 2210 or as a package wherein the microprocessor is not permanently attached to the MoEM 2200 and can be mechanically removed.

FIGs. 23A-23D are diagrams illustrating one embodiment of a method for attaching the microprocessor or electronic circuits 2210 into the substrate 2202 when not configured as a test socket.

In FIG. 23A, the microprocessor 2210 is positioned over a cavity formed by the substrate 2202, and standoffs 2214.

In FIG. 23B, the microprocessor 2210 is placed onto the array of metal pads 2208 such that the solder bumps 2212 physically contact the metal pads 2208. After placement, the solder bumps 2212 and pads 2208 form metallurgical connections using the C-4, reflow soldering method.

After the solder reflow step, FIG. 23C illustrates the application of an underfill 2302 which can be a thermoset or thermoplastic resin loaded with dielectric fillers.

FIG. 23D is a diagram showing the completed connection after the underfill is cured or hardened 2304.

FIG. 24 is a diagram illustrating an integrated thermal power dissipation module 2400. The module 2400 comprises an integrated heatsink, 2402, a thermal grease such as TIM-1 2404 and second thermal grease 2406. Alignment pins or screws 2408 can be glued, brazed, or otherwise attached to the integrated heatsink 2402.

FIG. 25 is a diagram showing the attachment of the integrated heatsink 2402 with thermal greases 2404 and 2406 to the MoEM 2200. The base of the integrated heatsink 2402 is positioned vertically by the standoffs 2214. The thermal grease,

TIM-1, 2404 directly contacts the back surface of the microprocessor or electronic circuits 2210 to form a direct thermal power dissipation path to the integrated heat sink 2402. The top surface of the IVPR module 2204, directly contacts the thermal grease 2406 to form a thermal power dissipation path from the top surface to the integrated heat sink. Because the vertical standoffs 2214 support the integrated heatsink 2402, minimal compressive force is exerted by the weight of the heatsink 2402 into the solder bump connections 2212. For cases where the substrate 2204 is significantly thicker than the microprocessor or electronic circuits, a high thermal conductivity spacer plate (not shown) can be physically and mechanically attached to the integrated heatsink 2402 and configured to contact the thermal grease (TIM-1) 2404.

FIG. 26 is a diagram showing an extension of the integrated architecture for the MoEM to incorporate the EMI reduction frame assembly 2602. The EMI frame 2602 electrically and mechanically connects to the integrated heatsink 2402 to form an enclosure that can be configured with accompanying hardware and an electrically conductive stiffener board to form a three dimensional enclosure for the circuitry associated with the microprocessor or electronic circuits.

Other Conductive Standoff Embodiments

FIG. 27 is a diagram showing another embodiment of the conductive interconnect device 2700 similar to that which is disclosed in FIG. 6 as element 612. In this embodiment, a power pin 2702 is mounted to substrate 2704 through a connection device such as solder or press pin 2706 which connects electrically to inter-plane 2708 in the substrate 2704. Solder or press pin 2706 is connected to plated through-hole 2710 electrically and mechanically. A dielectric insulator 2712 isolates the power pin 2702 from a ground portion 2718. The hollow center section 2716 of the power pin 2702 is threaded for accepting a screw. Additionally, tapered top portion 2714 is constructed to allow an electrical joint attachment.

FIG. 28 is a diagram illustrating a split-wedge washer and screw fastener construction for use with the constructive standoff device illustrated in FIG. 27. The

-25-

split-wedge washer 2802 includes a lip portion 2804 for a circuit board in contact therewith toward the substrate 2704. Wedge section 2806 includes a taper 2806 substantially adapted to the taper 2714 of the power pin 2702. Split section 2808 allows the washer 2802 to expand and contract along a circumferential axis as the matching taper portions are forced together as the screw 2810 is inserted into the center section 2716.

FIG. 29 is a diagram showing the attachment of the elements of FIG. 28 with the structure shown in FIG. 29 and integrated with a circuit board 2902 having, for example, power conditioning circuitry. The split-wedge washer 2802 engages electrically and mechanically to the side of plated through hole 2906 in the circuit board 2902 by having taper section 2806 of the washer 2802 spread outward to force against the interior surface of the plated through hole 2906.

At the same time, screw fastener 2810 forces the circuit board 2902 towards the substrate 2704 by pulling the washer 2802 against the circuit board 2902 and pulling the ground portion 2718 against the circuit board. Inter-power plane 2904 is attached electrically to plated through-hole 2906 which connects to power distribution on the circuit board. Additionally, ground pad 2908 is attached electrically to bottom pad 2910 of the circuit board 2902 to complete electrical circuit through vias which are electrically coupled to the ground plane on circuit board 2902.

FIG. 30 illustrates a low inductance conductive 'frame' standoff sub-assembly 3000. A sheet metal frame is bent and joined at one corner to form an outer ground frame 3002 with solder tabs 3010 for mounting permanently a circuit board (either INCEP board or main board). A dielectric material such as dielectric tape 3006 is attached to this structure as an insulator. Inner frame 3004 is made in similar fashion to the outer frame 3002 but carries current (e.g. from a positive terminal of power supply) to supply power to the component. Mounting holes 3008 are supplied to mount to one side of the assembly to make mechanical and electrical connection. Due to the dimensions of the construction, and the current paths for the electrical interconnect, a very low inductance can be achieved resulting in a low voltage drop between the power supply and load for low frequency switching applications.

-26-

FIG. 31 is a diagram presenting an cross sectional view showing one implementation of the low inductance frame standoff sub-assembly 3000. In this embodiment, a processor 3110 is electrically coupled to a substrate 3112, which is electrically coupled to an interface board 3102, which is coupled to a main board 3104. Power and ground connectivity is supplied from circuit board 3108 to the interface board 3102 by the inner 3004 and outer 3002 frame members, and thence to the processor via substrate 3112. The interface board 3102 is to remove any need to mount power directly to the main board which can improve rout ability and cost on the main board.

FIG. 32 is a diagram presenting illustrative method steps used to practice one embodiment of the present invention. At least one conductive interconnect device is mounted 3202 between a substrate having a component mounted thereto and a circuit board having a power circuit. A electrically conductive surface on the substrate is electrically coupled with an electrically conductive surface on the circuit board through the conductive interconnect device, as shown in block 3204.

FIG. 33 is a diagram presenting illustrative method steps used to practice another embodiment of the present invention. A first power circuit signal is accepted 3302 in a power circuit implemented on a circuit board. A second power signal is generated 3304 from the first power signal. In one embodiment, the first power signal is a high-voltage/low-current signal, and the second power signal is low-voltage/high-current signal. In another embodiment, the second power signal is a conditioned or regulated modification of the first power signal. The second power signal is supplied 3306 from the power circuit to the component on a substrate via at least one conductive interconnect device mechanically coupling the circuit board to the substrate.

Conclusion

This concludes the description of the preferred embodiments of the present invention. The present invention discloses a three-dimensional interconnection architecture for electronic circuits, such as microprocessors, that integrates power

-27-

delivery, thermal power dissipation, Electromagnetic Interference (EMI) reduction, signal integrity/performance, manufacturability, reliability, cost effectiveness and form factor optimization.

The foregoing description of the preferred embodiment of the invention has
5 been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto. The above specification, examples and data provide a complete
10 description of the manufacture and use of the composition of the invention. Since many embodiments of the invention can be made without departing from the spirit and scope of the invention, the invention resides in the claims hereinafter appended.

-28-

WHAT IS CLAIMED IS:

1. A modular circuit board assembly, comprising:
a substrate, having a component mounted thereon;
a circuit board, including a power circuit for supplying a power signal to the
5 component; and
at least one conductive interconnect device disposed between the substrate and
the circuit board, the conductive interconnect device for electrically coupling the
circuit to the component.
- 10 2. The modular circuit board assembly of claim 1, wherein the component
is a power dissipating element, and the circuit is a power conditioning circuit.
3. The modular circuit board assembly of claim 2, wherein the power
dissipating element is a processor.
- 15 4. The modular circuit board assembly of claim 1, wherein:
the circuit board comprises a circuit board first conductive surface and the
substrate comprises a substrate first conductive surface; and
the at least one conductive interconnect device is disposed between and in
20 electrical contact with the circuit board first conductive surface and the substrate first
conductive surface.
5. The modular circuit board assembly of claim 1, wherein:
the circuit board comprises a circuit board first conductive surface and a
25 circuit board second conductive surface;
the substrate comprises a substrate first conductive surface and a substrate
second conductive surface; and
the at least one conductive stand off member comprises a first portion
disposed between the circuit board first conductive surface and the substrate first

conductive surface, and a second portion disposed between the circuit board second conductive surface and the substrate second conductive surface.

6. The modular circuit board assembly of claim 5, wherein the first
5 portion of the conductive interconnect device is disposed within the second portion of the conductive interconnect device.

7. The modular circuit board assembly of claim 6, wherein the first
portion of the conductive interconnect device is substantially coaxial with the second
10 portion of the conductive interconnect device.

8. The modular circuit board assembly of claim 1, wherein the conductive
interconnect device includes a first portion and a second portion.

9. The modular circuit board assembly of claim 8, wherein the conductive
15 interconnect device first portion is disposed within the conductive interconnect device second portion.

10. The modular circuit board assembly of claim 9, wherein the conductive
20 interconnect device first portion is disposed substantially coaxially with the conductive interconnect device second portion.

11. The modular circuit board assembly of claim 10, further comprising a
dielectric region between the conductive interconnect device first portion and the
25 conductive interconnect device second portion.

12. The modular circuit board assembly of claim 11, wherein the
conductive interconnect device first portion and the conductive interconnect device
second portion are substantially cylindrical in shape.

-30-

13. The modular circuit board assembly of claim 12, wherein the conductive interconnect device first portion comprises a press pin.

14. The modular circuit board assembly of claim 13, wherein the
5 conductive interconnect device first portion comprises a hollow portion for accepting a fastening device.

15. The modular circuit board assembly of claim 13, wherein the
10 conductive interconnect device first portion comprises a tapered top portion.

16. The modular circuit board assembly of claim 15, further comprising a
washer disposed between the fastening device and the tapered top portion, the washer
including a first tapered surface substantially mating with the tapered top portion of
the conductive interconnect device first portion.

17. The modular circuit board assembly of claim 16, wherein the washer
15 further comprises a split section.

18. The modular circuit board of claim 8, wherein the first portion
20 provides power from the circuit to the component and the second portion grounds at least a portion of the circuit board to at least a portion of the substrate.

19. The circuit board assembly of claim 1, wherein the circuit board first
25 conductive surface comprises a plated through hole.

20. The circuit board assembly of claim 8, wherein the circuit board
second conductive surface comprises a trace.

21. The modular circuit board assembly of claim 1, further comprising a
30 plurality of conductive interconnect devices, wherein the plurality of conductive

-31-

interconnect devices are disposed proximate the periphery of the power dissipating element and between the circuit board and the substrate.

22. The modular circuit board of claim 3, wherein the substrate is
5 communicatively coupled to a plurality of pins, the pins communicatively coupleable to a computer motherboard, the plurality of pins excluding a pin providing power to the component.

23. The modular circuit board of claim 3, wherein all power supplied to the
10 processor is provided via the at least one conductive interconnect device.

24. The modular circuit board assembly of claim 1, wherein:
the component comprises a top surface in a first plane;
the circuit board comprises a top surface in a second plane substantially
15 coplanar with the first plane.

25. The modular circuit board assembly of claim 24, further comprising a
heat dissipating device having a substantially planar surface thermally coupled to the
component and the circuit board, wherein the heat dissipating device substantially
20 planar surface is substantially coplanar with the first plane and the second plane.

26. The modular circuit board assembly of claim 1, further comprising a
heat dissipating device having a substantially planar surface thermally coupled to the
component and to the circuit board.

25

27. The modular circuit board assembly of claim 26, wherein the circuit
board is disposed between the heat dissipating device and the substrate.

-32-

28. The modular circuit board assembly of claim 26, wherein the circuit board comprises a heat transfer portion for transferring heat from the component to the heat dissipating device.

5 29. The modular circuit board assembly of claim 25, wherein the circuit board comprises an aperture configured to accept the component therethrough, thereby presenting an external surface of the component that is substantially co-planar with a surface of the circuit board.

10 30. The modular circuit board assembly of claim 24, further comprising:
a conductive frame substantially surrounding the periphery of the component, the conductive frame electrically coupled to the heat dissipation device and to a conductive plane disposed on a side of the substrate opposite the heat dissipation device.

15

31. The modular circuit board assembly of claim 1, wherein the circuit comprises a power delivery module for converting a low current high voltage signal to a low voltage high current signal.

20 32. The modular circuit board assembly of claim 31, wherein the low current high voltage signal is supplied to the power delivery module via a power supply.

25 33. The modular circuit board assembly of claim 1, wherein the conductive interconnect device substantially surrounds the component.

34. The modular circuit board assembly of claim 1, wherein the conductive interconnect device comprises at least one compressible conductive spring electrically coupling the circuit to the component.

30

-33-

35. The modular circuit board assembly of claim 34, wherein:
the circuit board comprises a circuit board first conductive surface and the
substrate comprises a substrate first conductive surface; and
the conductive interconnect device is disposed between and in electrical
5 contact with the circuit board first conductive surface and the substrate first
conductive surface.

36. The modular circuit board assembly of claim 34, wherein:
the circuit board comprises a circuit board first conductive surface and a
10 circuit board second conductive surface;
the substrate comprises a substrate first conductive surface and a substrate
second conductive surface; and
the conductive interconnect device comprises a first portion disposed between
the circuit board first conductive surface and the substrate first conductive surface,
15 and a second portion disposed between the circuit board second conductive surface
and the substrate second conductive surface.

37. The modular circuit board assembly of claim 36, wherein the first
portion comprises a first plurality of compressible conductive springs electrically
20 coupling the circuit to the component and the second portion comprises a second
plurality of compressible conductive springs electrically coupling the component to a
ground.

38. The modular circuit board assembly of claim 36, wherein the first
25 portion is concentric with the second portion.

39. The modular circuit board assembly of claim 36, wherein the first portion
is proximate an outer periphery of the component.

-34-

40. The modular circuit board of claim 36, wherein the first portion provides power from the circuit to the component and the second portion grounds at least a portion of the circuit board to at least a portion of the substrate.

5 41. The modular circuit board of claim 36, wherein the circuit board first conductive surface and the circuit board second conductive surface are concentric traces.

 42. The modular circuit board of claim 36, wherein the substrate first
10 conductive surface and the substrate second conductive surface are concentric rings.

 43. The modular circuit board assembly of claim 36, wherein the circuit board further comprises an aperture configured to accept the component therethrough.

15 44. The modular circuit board assembly of claim 43, further comprising: at least one substantially non-conductive standoff, disposed between the component and the circuit board.

 45. The modular circuit board assembly of claim 44, wherein:
20 the substantially non-conductive standoff is further disposed adjacent the component and adjacent a periphery of the circuit board aperture.

 46. The modular circuit board assembly of claim 45, wherein
the first portion comprises a first plurality of compressible conductive springs
25 electrically coupling the circuit to the component and the second portion comprises a second plurality of compressible conductive springs electrically coupling the component to a ground; and

the substantially non-conductive standoff comprises shoulder portion adjacent the substrate, configured to separate the circuit board from the substrate.

30

-35-

47. The modular circuit board assembly of claim 46, further comprising:
a heat dissipating device having a substantially planar surface thermally
coupled to the component and the circuit board.

5 48. The modular circuit board assembly of claim 47, wherein:
the component comprises a top surface in a first plane;
the circuit board comprises a top surface in a second plane substantially
coplanar with the first plane; and
wherein the heat dissipating device planar surface is substantially coplanar
10 with the first plane and the second plane.

49. The modular circuit board of claim 1, wherein at least one conductive
interconnect device is a standoff.

15 50. The modular circuit board of claim 1, wherein the at least one
conductive interconnect device is a spacer.

51. The modular circuit board assembly of claim 1, wherein the conductive
interconnect device is compressible.

20

52. A method of assembling a modular circuit board assembly, comprising
the steps of:

positioning a processor having a plurality of first contacts in a cavity formed
by a substrate having a plurality of second contacts and substantially non-conductive
25 standoffs so that at least a portion of the first contacts are adjacent at least a portion of
the second contacts;

forming a metallurgical connection between the portion of the first contacts
and the portion of the second contacts;

applying an underfill to the cavity; and
30 curing the underfill.

-36-

53. The method of claim 52, wherein the step of forming a metallurgical connection comprises the step of reflow soldering the portion of the first contacts to the portion of the second contacts.

5

54. The method of claim 52, wherein the underfill is a thermoplastic resin.

55. A method of providing a power signal to a component, comprising the steps of:

10

accepting a first power signal in a power circuit on a circuit board;

generating a second power signal from the first power signal in the power circuit;

15

supplying the second power signal from the power circuit to the component on a substrate via at least one conductive interconnect device mechanically coupling the circuit board and the substrate.

56. The method of claim 55, further comprising the step of:

supplying a ground from the power circuit to the component via a second interconnect device.

20

57. The method of claim 55, wherein:

the conductive interconnect device comprises a conductive interface device first portion and a conductive interface device second portion; and

25

the step of supplying a power signal from the power circuit to the component via the conductive interface device comprises the step of supplying a power signal from the power circuit to the component via the conductive interface device first portion.

-37-

58. The method of claim 57, further comprising the step of:
supplying a ground from the power circuit to the component via the
conductive interface device second portion

5 59. A method of assembling a modular circuit board assembly, comprising
the steps of:

mounting at least one conductive interconnect device between a substrate
having a component mounted thereto and a circuit board having a power circuit;

10 electrically coupling a conductive surface on the substrate with a conductive
surface on the circuit board through the conductive interconnect device, wherein the
conductive surface on the substrate is electrically coupled to the component and the
conductive surface on the circuit board is electrically coupled to the circuit.

1/37





FIG. 1






FIG. 3
PRIOR ART

4/37




FIG. 4

PRIOR ART

5/37






FIG. 5
PRIOR ART






FIG. 7




FIG. 8




FIG. 9

9/37




FIG. 10

10/37




FIG. 11A




FIG. 11B




FIG. 12




FIG. 13

14/37




FIG. 14




FIG. 15

16/37




FIG. 16




FIG. 17

18/37




FIG. 18




FIG. 19




FIG. 20




FIG. 21A

22/37




FIG. 21B




FIG. 22




FIG. 23A





FIG. 23B



27/37




FIG. 23D




FIG. 24




FIG. 25

30/37




FIG. 26




FIG. 27




FIG. 28




FIG. 29

34/37




FIG. 30






FIG. 31

36/37

**FIG. 32**

37/37

**FIG. 33**